A new video processing architecture for TV applications is presented, featuring a flexible heterogeneous multi-processor architecture executing video tasks in parallel and independently. T h e signal flow graph and the processors are programmable, enabling a n optimal picture quality for different TV display modes. T h e concept i s verified by a n experimental chip design.
INTRODUCTION
The development for high-quality television and the strong emerge of Internet for information retrieval and commercial applications, lead to the design of a new TV set with much more flexibility and openness to new TV features than was usual in the past. A key feature of this set is that two signals (or more) can be monitored on a TV display together with graphical information. The design of such a flexible TV set differs significantly from that of conventional designs. Up till now, a secondary video signal on the display is mostly realized with additional dedicated hardware. This hardware is minimized for limiting costs, thereby sacrificing the picture quality. In the new design, it is pursued that additional signals are shown with equal priority and picture quality. In order to fulfill this requirement, an equal amount of signal processing capacity should be available for the individual video channels. It is our aim to realize this without doubling or tripling the processing hardware and -not in the leastthe corresponding memory.
ARCHITECTURE CONCEPT
The above-mentioned requirements have been solved by sharing the hardware and memory for similar signal processing and by enabling a higher clock frequency. Bearing this strategy in mind, a new chip set for highend TV applications is designed. The key features of the chip set are that: This novel concept has been used to implement a set of enhancement and signal mixing functions of a high-end TV receiver. It is interesting to implement this part of the TV receiver with this new architecture, because in the enhancement part, sharing of memory and signal processing hardware would be most beneficial. The TV signal processing functions considered are 8.0.
-horizontal and vertical scaling of video to any -adaptive noise reduction; -sharpness improvement [l] for both luminance and -field-rate conversion.
display format (see e.g. Figure 1 shows that the system is based on a number of processing units, which can performe a video function for a few signals simultaneously. The way the processing units are connected is programmable, so that the sequential order of TV processing functions is flexible. Given the diverse nature of video functions in a TV, the complexity and latency of each function can be very different. Each coprocessor is an autonomous unit, independent of all other processors in the system and it is optimized for executing its own functionality. The data communication between processor is defined by simple data-drzuen communication rules. These rules are according to Kahn's language for parallel programming [4] , in which one axiom is that data is processed only when video data is received and available at the input. It has been shown that large multi-processor systems build upon such processing units can execute programmable signal flow graphs (dynamic data flow). This is enabled by using synchronous (deterministic) processing functions and run-time scheduling [5] . 
NTSC
The system allows two forms of programmability. Firstly, each function has been made programmable in performance by using parumeterizable signal processing functions. The parameter setting of functions can be optimized depending on other TV functions in the flow graph, e.g. more sharpness enhancement is applied when zooming is used. This property allows optimal performance for the total chain of signal processing functions.
The second form of programmability is that a function can be re-used for more than one signal stream simultaneously, for different applications and with individual parameter settings. This property enables a large variety of features. For example, Fig. 2 shows that the horizontal scaler is used consecutively for geometric conversion (widescreen), compression and pixelrate adaptation. The result is that the aforementioned display functions can be used in an arbitrary order and at different positions in the signal flow-graph in the TV processor (see Fig. 2 The underlying hardware architecture of the system consists of an array of coprocessors (CPA, see Fig. 1 ) with flexible interconnections and running on a clock frequency of 64 MHz. This allows up to four TV signals of 16 MHz clock rate to be processed in parallel.
The interconnections are implemented by a fully programmable switch matrix, which supports any connection between coprocessors to transfer video streams. This matrix concept was adopted earlier for programmable video processing applications [3] . As a result, virtually any type of signal flow-graph can be programmed into the IC, which makes the application area highly versatile. Furthermore, it can be concluded that this coprocessor-array architecture is well scalable and extensible to the future by adding new processing An experimental IC with the specification from Table l is being designed and will become available in the second half of 1998.
